Bücher online kaufen
Delay Aware Topology Generation for Network on Chip
-0 %
Paperback
Print on Demand | Lieferzeit: Print on Demand - Lieferbar innerhalb von 3-5 Werktagen I
Artikel-Nr:
9783659693021
Veröffentl:
2015
Einband:
Paperback
Erscheinungsdatum:
03.09.2015
Seiten:
72
Autor:
Asrani Lit
Gewicht:
125 g
Format:
220x150x5 mm
Sprache:
Englisch
Beschreibung:
Asrani Lit is with Department of Electrical & Electronic, Faculty of Engineering, Universiti Malaysia Sarawak (UNIMAS). He obtained his master degree of engineering in Electrical (Microelectronics & Computer System) in 2011.
Network-on-Chip (NoC) is a scalable bandwidth requirement that using on-chip packet-switched micro-network of interconnects. NoC are based on System-on-Chips(SoCs) that traditionally large-scale multi-processors and distributed computing networks. The NoC performances analysis were evaluated in terms of throughput, queue size, loss and wait time. Meanwhile, Video Object Plane Decoder (VOPD) with 16 cores were used to measured the delay aware topology of NoC. Analysis performances of VOPD is based on the value of hops involved, since VOPD is divided into bisection and quadsection form. Overall, the report proved that the decreased number of hops of VOPD will give a low rate of delay in NoC performances.