Bücher online kaufen
Pipelined Multi-Core Machine with Operating System Support
-0 %
 |
| Der Artikel wird am Ende des Bestellprozesses zum Download zur Verfügung gestellt. |
Hardware Implementation and Correctness Proof
PDF
Sofort lieferbar | Lieferzeit: Sofort lieferbar
Artikel-Nr:
9783030432430
Veröffentl:
2020
Einband:
PDF
Seiten:
628
Autor:
Petro Lutsyk
Serie:
Lecture Notes in Computer Science
eBook Typ:
PDF
eBook Format:
PDF
Kopierschutz:
Adobe DRM [Hard-DRM]
Sprache:
Englisch
Beschreibung:
This work is building on results from the book named "e;A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness"e; by M. Kovalev, S.M. Muller, and W.J. Paul, published as LNCS 9000 in 2014.It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features: MIPS instruction set architecture (ISA) for application and for system programming cache coherent memory system store buffers in front of the data caches interrupts and exceptions memory management units (MMUs) pipelined processors: the classical five-stage pipeline is extended by two pipelinestages for address translation local interrupt controller (ICs) supporting inter-processor interrupts (IPIs) I/O-interrupt controller and a disk
This work is building on results from the book named "e;A Pipelined Multi-core MIPS Machine: Hardware Implementation and Correctness"e; by M. Kovalev, S.M. Muller, and W.J. Paul, published as LNCS 9000 in 2014.It presents, at the gate level, construction and correctness proof of a multi-core machine with pipelined processors and extensive operating system support with the following features: MIPS instruction set architecture (ISA) for application and for system programming cache coherent memory system store buffers in front of the data caches interrupts and exceptions memory management units (MMUs) pipelined processors: the classical five-stage pipeline is extended by two pipelinestages for address translation local interrupt controller (ICs) supporting inter-processor interrupts (IPIs) I/O-interrupt controller and a disk