Detailsuche

Nanoscale Memory Repair

Nanoscale Memory Repair
-0 %
Der Artikel wird am Ende des Bestellprozesses zum Download zur Verfügung gestellt.
Masashi Horiguchi
Springer New York
 eBook
Sofort lieferbar | Lieferzeit: Sofort lieferbar

Unser bisheriger Preis:ORGPRICE: 124,63 €

Jetzt 106,98 €* eBook

Artikel-Nr:
9781441979582
Veröffentl:
2011
Einband:
eBook
Seiten:
218
Autor:
Masashi Horiguchi
Serie:
Integrated Circuits and Systems
eBook Typ:
PDF
eBook Format:
Reflowable eBook
Kopierschutz:
Digital Watermark [Social-DRM]
Sprache:
Englisch
Systemvoraussetzungen
Beschreibung:

Written from years of experience with developing memories and low-voltage CMOS circuits, Nanoscale Memory Repair describes yield and reliability issues in terms of mathematics and engineering. Readers will find a detailed explanation of the various yield models and calculations.
Yield and reliability of memories have degraded with device and voltage scaling in the nano-scale era, due to ever-increasing hard/soft errors and device parameter variations. This book systematically describes these yield and reliability issues in terms of mathematics and engineering, as well as an array of repair techniques, based on the authors’ long careers in developing memories and low-voltage CMOS circuits. Nanoscale Memory Repair gives a detailed explanation of the various yield models and calculations, as well as various, practical logic and circuits that are critical for higher yield and reliability.

An Introduction to Repair Techniques: Basics of Redundancy.- Basics of Error Checking and Correction.- Comparison between Redundancy and ECC.- Repairs of Logic Circuits.- Redundancy: Models of Fault Distribution.- Yield Improvement through Redundancy.- Replacement Schemes.- Intra-Subarray Replacement.- Inter-Subarray Replacement.- Subarray Replacement.- Devices for Storing Addresses.- Testing for Redundancy.- Error Checking and Correction: Linear Algebra and Linear Codes.- Galois Field.- Error-Correcting Codes.- Coding and Decoding Circuits.- Theoretical Reduction in Soft-Error and Hard-Error Rates.- Application of ECC.- Testing for ECC.- Synergistic Effect of Redundancy and ECC: Repair of Bit Faults using Synergistic Effect.- Application of Synergistic Effect.

Kunden Rezensionen

Zu diesem Artikel ist noch keine Rezension vorhanden.
Helfen sie anderen Besuchern und verfassen Sie selbst eine Rezension.
> neue Rezension schreiben