Silicon Nanowire Transistors

Ahmet Bindal received his M.S. and Ph.D. degrees inElectrical Engineering Department from the University of California, LosAngeles CA. His doctoral research was the material characterization andanalysis of HEMT GaAs transistors. During his graduate studies, he was aresearch associate and technical consultant for Hughes Aircraft Co. In 1988, hejoined the technical staff of IBM Research and Development Center in Fishkill,NY, where he worked as a device design and characterization engineer. Hedeveloped asymmetrical MOS transistors and ultra thin Silicon-On-Insulator (SOI)technologies for IBM. In 1993, he transferred to IBM in Rochester, MN, as asenior circuit design engineer to work on the floating-point unit for AS-400main frame processor. He continued his circuit design career at IntelCorporation in Santa Clara, CA, where he designed 16-bit packed multipliers andadders for the MMX unit for Pentium II processors. In 1996, he joined PhilipsSemiconductors in Sunnyvale, CA, where he was involved in the designs ofinstruction and data caches, and various SRAM modules for the Trimediaprocessor. His involvement with VLSI architecture also started in PhilipsSemiconductors and led to the design of the Video-Out unit for the sameprocessor. In 1998, he joined Cadence Design Systems as a VLSI architect anddirected a team of engineers to design self-timed asynchronous processors.After approximately 20 years of industry work, he joined the ComputerEngineering faculty at San Jose State University in 2002. His current researchinterests range from nano-scale electron devices to nano-scale architecturesand robotics. Dr. Bindal has over 30 refereed scientific publications and 10invention disclosures with IBM. He currently holds three U.S. patents with IBMand one with Intel Corporation.Dr. Hamedi-Hagh received his Ph.D. from the Universityof Toronto, Canada in 2004. He joined the Electrical Engineering Department atSan Jose State University (SJSU) in 2005. His areas of research and expertise includehigh frequency modeling of semiconductor device structures and design of RadioFrequency, Analog and Mixed-Signal integrated circuits for wireless andwireline communication systems. Dr. Hamedi-Hagh has developed the Radio FrequencyIntegrated Circuits laboratory and curriculum at both graduate and undergraduatelevels with over $0.5M research funding and through close collaborations with industries.He has received several California State University (CSU) professional developmentgrants, CSU Research Funds, Research, Scholarship and Creative Activity (RSCA)grants, SJSU Planning Council Grants, College of Engineering professionaldevelopment grants and Junior Faculty Career Development Grants. He is afounding member of SJSU Smart Technology and Computing Center for ComplexSystems (STCCS). In 2016, he was appointed as the Mixed-Signal endowed chair ofthe Electrical Engineering department. Dr. Hamedi-Hagh has over 30 refereedscientific journal and conference paper publications in prestigious nationaland international Institutes and societies. He received the best paper award atthe Micronet Symposium in Quebec, Canada in 2001 and the IEEE InternationalSymposium on Personal, Indoor and Mobile Radio Communications in Barcelona,Spain in 2004. Dr. Hamedi-Hagh has advised several hundred projects on designof integrated circuits and systems. He holds seven US and world patents on wirelesscircuits, systems and cryptography. His latest patent introduces suspendance®and trajectance® laws as alternatives to Kirchhoff's laws forcircuit analysis.

This book describes the n and p-channel Silicon Nanowire Transistor (SNT) designs with single and dual-work functions, emphasizing low static and dynamic power consumption.  The authors describe a process flow for fabrication and generate SPICE models for building various digital and analog circuits.  These include an SRAM, a baseband spread spectrum transmitter, a neuron cell and a Field Programmable Gate Array (FPGA) platform in the digital domain, as well as high bandwidth single-stage and operational amplifiers, RF communication circuits in the analog domain, in order to show this technology's true potential for the next generation VLSI.

Describes Silicon Nanowire (SNW) Transistors, as vertically constructed MOS n and p-channel transistors, with low static and dynamic power consumption and small layout footprint;

Dual Work Function Silicon Nanowire MOS Transistors.- Single Work Function Silicon Nanowire MOS Transistors.- Spice Modeling For Analog and Digital Applications.- High-Speed Analog Applications.- Radio Frequency (RF) Applications.- SRAM Mega Cell Design for Digital Applications.- Field-Programmable-Gate-Array (FPGA).- Integrate-And-Fire Spiking (IFS) Neuron.- Direct Sequence Spread Spectrum (DSSS) Base-Band Transmitter.-